By applying an incremental sweep technique to silicon devices subjected to negative bias temperature stress, we identify two significant peaks of recoverable oxide defects located energetically within the silicon band gap. The first peak is near midgap and is almost fully developed after ten seconds of stress while the second peak is found in the upper half of the silicon band gap and develops gradually as a function of stress time. We obtain very similar density-of-state profiles for two samples having vastly different hydrogen concentrations within the gate oxide indicating that the precursor for oxide trap creation is independent of hydrogen. © 2010 American Institute of Physics. ͓doi:10.1063/1.3374452͔
After subjecting p-doped metal oxide semiconductor ͑PMOS͒ devices to negative bias temperature stress ͑NBTS͒, 1 it has been reported that some of the defects causing a negative V TH shift rapidly recover at the moment the gate bias is switched from the stress level to the much lower threshold voltage of the device. 2, 3 This recovery phenomenon is either attributed to the back-diffusion of hydrogen and the subsequent repassivation of previously created interface states 4, 5 or the neutralization and annealing of positively charged switching oxide traps ͑EЈ centers͒ via elastic/ inelastic carrier exchange with the silicon substrate. 6, 7 While the first explanation suggests a strong correlation between the recovery rate and the amount of hydrogen released from the interface during stress, the second model predicts recovery characteristics mainly dependent on the concentration and the energy of the free substrate carriers at the interface. Provided the trap precursor includes no hydrogen ͑i.e., oxygen vacancy 8 ͒ the second explanation particularly suggests a hydrogen independent recovery mechanism.
By applying a recently suggested incremental sweep technique 9 to devices having different initial hydrogen concentrations within their gate oxides, we obtain similar recovery characteristics ͑density-of-state profiles͒. By contrast, vastly different permanent V TH offsets remain after repeated gate bias switches between inversion and accumulation. Thus, our results indicate that the total V TH shift observed after NBTS consists of a recoverable component which is independent of hydrogen and whose recovery rate can be controlled by the Fermi level ͑gate bias͒. On the other hand, there is a superimposed permanent component which is highly dependent on the hydrogen concentration within the gate oxide and correlates well with the increase in the charge pumping ͑CP͒ current.
We use PMOS devices with 30 nm SiO 2 gate oxides. During Back End of Line processing, we have incorporated titanium layers of different thicknesses below the metallization in order to control the hydrogen diffusion from upper hydrogen-rich plasma enhanced chemical vapor deposited silicon nitride layers toward the gate oxide during fabrication. Titanium is known to be an effective barrier against hydrogen diffusion. 10 We analyze two selected split wafers which provide vastly ͑about an order of magnitude͒ different hydrogen concentrations within the gate oxide. This is demonstrated in Fig. 1 We perform four subsequent stress-recovery runs on every device with increasing stress times ͑10/100/1000/ 10000 s͒. During stress, we use in situ poly heaters 14 to heat the device from −60°C ͑chuck temperature͒ to +125°C ͑stress temperature͒. During recovery, we characterize the device at −60°C as it is beneficial for defect profiling since trap neutralization via tunneling is assumed to be due to an inelastic multiphonon process and is hence temperature accelerated. 15 The incremental sweep technique, applied during recovery, is schematically depicted in Fig. 2͑a͒ . At the end of each stress run, we turn off the poly heater which terminates stress abruptly ͓cf. degradation quenching in Ref. 14͔. Afterwards, we switch the gate bias from stress level to Ϫ1.5 V ͑deep inversion͒ and remain there for 100 s. This constant bias phase is introduced in order to monitor the fast initial recovery phase associated with the large gate voltage drop from stress level Ϫ17.0 V to Ϫ1.5 V. Furthermore, it guarantees that time dependent recovery is negligible during the subsequent incremental sweep procedure which takes another 100 s. The measured recovery rates during the first 100 s constant gate bias phase are illustrated in Fig. 3 . Both samples show similar recovery rates of ϳ1.8 mV/ decade which slightly increase with stress time.
After the initial recovery phase, we initiate the incremental sweep by performing double-staircase ramps where the potential of the base level is elevated stepwise from Ϫ1.5 V ͑deep inversion͒ toward +0.7 V ͑accumulation͒. Before and after each double-ramp, we record V TH shift tuples at Ϫ1.5 V. As described in detail in Ref. 9 , the technique allows energetic profiling of recoverable oxide defects by referencing the successive decrease in the ⌬V TH shift ͑measured at Ϫ1.5 V͒ to the corresponding Fermi level position between ramp down and ramp up, cf. Fig. 2͑b͒ . We remark that the actual energetic position of the trap states within the gate oxide may deviate from these extracted effective energies due to the multiphonon nature of the charge exchange mechanism causing neutralization during recovery.
By assuming the spatial location of the recoverable oxide traps close to the gate oxide-substrate interface, we can calculate the effective density of state profile as follows: In-between, we record V TH shift tuples right before ͑diamonds͒ and right after ͑triangles͒ each double-staircase ramp. The Fermi level positions corresponding to the base potentials ͑V GB i ͒ of the double-ramps are illustrated in ͑b͒. The energy levels E F ͑V GB i ͒ were simulated numerically using Medici and a process simulation of the device. In Eq. ͑1͒ C OX is the oxide capacitance, q the elementary charge and E F i is the Fermi level position at the base level V GB i . The effective density of state profiles of both split wafers are illustrated in Fig. 4 . Both samples show very similar recoverable DOS profiles indicating that the trap precursor is actually independent of hydrogen. In particular, we observe two significant peaks; the first one is located near the midgap and is almost fully developed after ten seconds of stress; the second one is located in the upper half of the silicon band gap and develops gradually with further increasing stress times.
The permanent V TH shift ͑⌬V TH perm ; measured for 100 s directly after the sweep procedure at Ϫ1.5 V͒ and the increase in CP current ͑⌬I CP ; measured directly after ⌬V TH perm by gate pulsing͒ are illustrated in Figs. 5͑a͒ and 5͑b͒ as a function of the stress time. ⌬V TH perm and ⌬I CP correlate by a multiplicative factor and they are considerably larger for wafer I ͑well passivated interface͒ than for wafer II ͑weakly passivated interface͒ indicating that both components are directly linked to each other and to hydrogen.
In this paper we have analyzed the density of state profiles of recoverable oxide traps by making use of the recently published incremental sweep technique. In particular, we found two peaks located energetically in the middle and in the upper half of the silicon band gap. By comparing two PMOS devices taken from selected split wafers which provide vastly different hydrogen budgets within the gate oxide, we found that recovery is independent of hydrogen while the increase in the CP current and the permanent V TH shift is strongly connected to hydrogen. 
